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In this paper we address the problem of translating one-way quantum computation (1WQC) into
the circuit model. We start by giving a straightforward circuit representation of any 1WQC, at the
cost of introducing many ancilla wires. We then propose a set of four simple circuit identities that
explore the relationship between the entanglement resource and correction structure of a 1WQC,
allowing one to obtain equivalent circuits acting on fewer qubits. We conclude with some examples
and a discussion of open problems.
I. INTRODUCTION
In the one-way model of quantum computation
(1WQC) [1–4], the computation is driven by one-qubit
measurements on a highly entangled state, as opposed
to the well-known circuit model where the information
processing is driven by unitary evolution. Despite the
conceptual differences, the two models were shown to be
equivalent [2]. In this paper we approach the problem of
translating 1WQC efficiently into quantum circuits.
The one-way model requires the preparation of entan-
gled states, and a convenient choice are the so-called clus-
ter states [5]. These states are created with the CZ =
diag(1, 1, 1,−1) unitary gate acting between qubits which
are first neighbors in a regular lattice, each initially in
state |+〉 = 1√
2
(|0〉+ |1〉). If the interaction happens be-
tween neighbors on more general graphs, the states cre-
ated are called graph states [6]. Two-dimensional cluster
states on a square lattice were shown to be universal in
the 1WQC model; there has been some recent research
effort to find other such universal resources [7–10].
In a realistic scenario, one may have access to a non-
universal graph state and may want to know which uni-
taries can be implemented deterministically with it using
the 1WQC model. This task has motivated the develop-
ment of some methods to identify which computations
can be performed via measurements on a given graph
state and to describe how to implement each of the com-
putational processes allowed. In [11] a set of sufficient
conditions for a given graph state to serve as a resource
for implementing unitaries deterministically was found,
which became known as the flow conditions. Subse-
quently, a set of conditions that are both necessary and
sufficient for deterministic implementation of unitaries
was found in [12], where they were called the gflow (or
generalized flow) conditions.
1WQC that use graphs satisfying the flow conditions
have a graphical-based translation method into the cir-
cuit model called star pattern translation [11], which re-
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sults in quantum circuits having as many qubit wires as
input vertices in the 1WQC graph. When one tries to
apply the same method for graphs with gflow, the trans-
lation results in circuits with anachronical gates [12, 13],
i.e., two-qubit gates acting between the future and the
past. Curiously, those anachronical circuits can be ana-
lyzed using models for closed timelike curves in quantum
mechanics [14], being in general agreement with a closed
timelike curve model that uses post-selected teleporta-
tion [15, 16]. Even though those anachronical circuits can
be analyzed using these ideas, a direct translation proto-
col from graphs with gflow into time-respecting circuits
would help in understanding the tradeoff in resources be-
tween these two models.
The question we address here is: how can one trans-
late a given 1WQC into a quantum circuit acting on as
few qubits as possible? It is clear that any determinis-
tic 1WQC with n input/output qubits has an equivalent
quantum circuit acting on n qubits. Here we describe a
translation method that yields such a circuit without the
need for first calculating the full n-qubit unitary imple-
mented by the 1WQC.
An alternative approach to this problem was proposed
recently in [17], where the use of a diagrammatic calcu-
lus allows one to rewrite a graph with gflow as a graph
with flow (without changing the computation being im-
plemented), which can then be translated into the circuit
model using the star pattern translation. In this paper
we provide a different translation method which does
not use the star pattern translation, and yet gives the
same results for graphs with flow, being also applicable
to at least some graphs with gflow as well. Our method
provides some insights on the origin of problems in the
translation of graphs with gflow, and may hopefully lead
to the development of a new, complete procedure that
translates any 1WQC efficiently into the circuit model.
The paper is organized as follows. We start by review-
ing the basics of the 1WQC model in Sect. II. In Sect. III
we review a straightforward method that translates any
1WQC as a circuit acting on a large number of qubits. In
Sect. IV we propose a set of circuit identities that allow
the simplification of this circuit, by removing unnecessary
ancillas. We show that our method is equivalent to the
star pattern translation of [11] when applied to graphs
with flow. Interestingly, our method can be extended to
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2deal with some 1WQC that do not satisfy the flow condi-
tions but do satisfy the gflow conditions. In Sect. V we
discuss some open problems and possible applications of
our approach, and we make some concluding remarks in
Sect. VI.
II. 1WQC REVIEW
The one-way quantum computation model (1WQC)
[1–3] can be summarized as follows. We start with a set
of auxiliary qubits initialized in state |+〉 ≡ 1√
2
(|0〉+ |1〉)
and a set of input qubits. We then choose some pairs
of qubits to entangle with the controlled-Z gate CZ =
diag(1, 1, 1,−1), creating state |G〉 which will provide the
resource for our computation. State |G〉 can be conve-
niently represented as a graph with qubits as nodes and
CZ gates represented by edges. State |G〉 has easily iden-
tifiable stabilizers, i.e. operators which leave |G〉 invari-
ant. They are all operators of the form Ki = Xi
∏
j∼i Zj ,
where i is a non-input vertex and where j ∼ i denotes
the neighboring vertices of i in the graph.
Next we would like to implement a unitary map on
the input qubits, using single-qubit measurements only.
It is sufficient to consider measurements onto states on
the equator of the Bloch sphere. To implement the uni-
tary in this way, the entanglement structure must be such
that deterministic projections of a subset of qubits onto
the chosen states implement the unitary acting on the
remaining qubits. In this case, we can succeed if we are
willing to post-select an exponentially small fraction of
events; the 1WQC model teaches us how to obtain the
same effect with unit probability, under some conditions.
To understand how, we need to describe adaptive mea-
surements.
Let Mθi represent a measurement on qubit i onto basis
{|±θ〉 ≡ 1/
√
2(|0〉 ± eiθ |1〉)}, with outcome si = 0 asso-
ciated with |+θ〉, and si = 1 with |−θ〉. Starting from
some state |G〉, a convenient representation for the state
after a deterministic projection of qubit i onto state |+θ〉
is given by:
Mθi Z
si
i |G〉 , (1)
where si is the outcome of the measurement on qubit i.
This formal equivalence is used in [12], and was given
a physical justification in [14], in terms of a model for
closed timelike curves in quantum mechanics. The time-
ordering of the operations is from right to left. The
operations in sequence (1) are not physically feasible,
as we would need to apply Z to qubit i depending
on the outcome si of measurement Mi, which has not
been performed yet. An equivalent, feasible sequence
of operations can be obtained if |G〉 is stabilized by
Kj = Xj
∏
n∼j Zn, as in this case we can rewrite
|G〉 = Xsij
∏
n∼j
Zsin |G〉 . (2)
If j is a neighbor of i, there will be a cancellation of
the unfeasible Zsii operation, and we will have found a
feasible sequence of operations controlled by outcomes
si which implements the same map on input qubits as
sequence (1).
Consider the sequence of n (unphysical) deterministic
projections on |G〉:
M1Z
s1
1 M2Z
s2
2 · · ·MnZsnn |G〉 . (3)
If |G〉 has the correct set of stabilizers, each anachroni-
cal Zsj operation can be eliminated, resulting in a time-
respecting, feasible 1WQC whose effect on unmeasured
qubits is just the same as that of the n deterministic
projections. The set of stabilizers used to correct the
measurement on qubit j is called the correcting set for
qubit j.
Note that rewriting state |G〉 as in Eq. (2) may cancel
anachronical Z gates, but will in general result in other
controlledX and Z gates. Each measurement Mj will ap-
pear preceded by these classically controlled Z and X op-
erators, which is equivalent to measuring on an adapted
basis:
Mθj Z
tjXrj = M
(−1)rj θ+tjpi
i , (4)
where tj and rj are bit-valued functions which may de-
pend on all previous measurement outcomes {si}. This is
the adaptive nature of the measurements required to im-
plement the 1WQC model. The correction functions tj ,
rj for all non-input qubits j also define the time-ordering
required for the protocol’s measurements.
Not all entanglement structures in |G〉 allow for deter-
ministic 1WQC as described above. In [11] a set of condi-
tions called flow was described and proven to be sufficient
for deterministic implementation of unitaries with mea-
surements on the xy plane of the Bloch sphere. Later,
in [12] a more general set of conditions called gflow was
described and proven to be both necessary and sufficient
for deterministic implementation of unitaries. The flow
and gflow conditions identify when it is possible to pick
a set of stabilizers that turns all unphysical deterministic
projections (like the one in sequence (1)) into physically
realizable operations. For details on how to obtain mea-
surement patterns from the flow and gflow conditions we
refer the reader to references [11] and [12], respectively.
One difference between the flow and gflow conditions
is that the latter corrects for measurements onto bases
in the xy, xz or yz planes in the Bloch sphere, while in
the former only the xy plane is allowed. For simplicity,
in this paper we will only deal with measurements in the
xy plane, even when dealing with graphs with gflow. Re-
stricting measurements to the xy plane still allows for
1WQC that satisfy the gflow condition but not the flow
condition; the corresponding corrections are more com-
plex than in the flow case, requiring more than one sta-
bilizer per measurement to obtain a runnable sequence
from the corresponding unphysical deterministic projec-
tion. In Fig. 1-a we represent a graph state with flow,
3FIG. 1: Examples of graphs satisfying the conditions of (a)
flow [11] and (b) gflow [12]. Black vertices represent qubits to
be measured, white vertices represent unmeasured qubits, and
input qubits appear in a box. Arrows point from each qubit to
be measured (i) to other vertices j, each of which corresponds
to an operator Kj = Xj
∏
n∼j Zn in the correcting set of i.
The dashed arrow indicates a correcting stabilizer Kj which
is associated with a vertex j not connected to i in the graph.
and in Fig. 1-b one with gflow (but without flow). Note
the graphical conventions: we use black (white) nodes
to represent measured (unmeasured) qubits; and boxed
nodes stand for input qubits.
III. EXTENDED CIRCUIT TRANSLATION OF
1WQC
In this section we review how to obtain a straightfor-
ward circuit translation from any given 1WQC, as dis-
cussed in [18]. This translation consists in representing in
a circuit the analogue of each operation performed in the
1WQC model. As we will presently see, this method re-
sults in circuits with a large number of ancilla wires. For
this reason we call those circuits extended circuits. These
circuits will be the starting point for a more elaborated
translation procedure involving the circuit identities we
introduce in section IV.
An extended circuit is obtained as follows: for each
vertex in the 1WQC graph we draw a corresponding cir-
cuit wire, which is initialized in the |+〉 state for non-
input vertices. Then, for each edge on the graph linking
vertices i and j, we draw a CZ gate in the circuit act-
ing between the wires corresponding to i, j. These two
steps give a quantum circuit representing the entangled
resource used by the 1WQC protocol. Each qubit must
then be measured in a basis {|±θ〉 ≡ 1√2 (|0〉 ± eiθ|1〉)};
this can be represented in the circuit as a single qubit
unitary followed by a measurement onto the Z basis. It
is easy to check that the required unitary is
J(−θ) =
(
1 e−iθ
1 −e−iθ
)
. (5)
FIG. 2: Extended circuit representation of a measurement
and the corrections it requires on other qubits for determinis-
tic computation in the 1WQC model. Note that each correc-
tion arises from a particular stabilizer in the correcting set of
i, raised to the power si, where si is the outcome of measure-
ment i. This sub-circuit shows only the gates corresponding
to the correcting set of qubit i.
As pointed out before, some adaptive X, Z corrections
may be needed prior to each measurement. These depen-
dent corrections can be implemented coherently: instead
of controlling the application with the classical outcome
of previous measurements, we let the quantum state of
each controlling previous measurement act as the control
of CX and CZ gates. The extended circuit representa-
tion of the corrections associated with a generic measure-
ment can be seen in Fig. 2.
At this point it is important to note some general prop-
erties of extended circuits. They contain gates of only
three types: {J(θ), CZ,CX}. There are as many wires
as there are qubits in the 1WQC graph, even though the
goal is to implement a unitary on a much smaller subset
of qubits. Each non-output qubit undergoes a single J
gate associated with its measurement in the 1WQC pro-
cedure (and wires representing output qubits have no J
gates). The state after each J gate acts as control of
possibly several CX and CZ gates acting on other qubit
wires at a time that is after their initial entangling gates
and before their respective J gates.
As an example, let us analyze the following 1WQC se-
quence: Xs12 M
θ
1CZ12 |ψ〉1 |+〉2. In words, qubit 1 is an
input in state |ψ〉, qubit 2 an ancilla in state |+〉; we en-
tangle them with a CZ gate, then measure qubit 1 on
basis {|±θ〉 ≡ 1√2 (|0〉 ± eiθ|1〉)}. Then we correct the
state of qubit 2 by applying a Pauli X conditionally on
the measurement outcome s1. This 1WQC sequence is
represented as an extended circuit in Fig. 3-a. Note the
coherent Pauli correction: instead of a classically con-
trolled X gate, we have applied a CX gate controlled by
the first qubit’s state. It is easy to check that the input-
output map implemented by the circuits in Figures 3-a
and 3-b is the same; we will call the identity between
these circuits the J-gate identity, and it will be impor-
tant in the next section.
This straightforward translation into an extended cir-
cuit can be obtained for any 1WQC, as the extended
4FIG. 3: Extended circuit for a simple one-way quantum com-
putation protocol. This J-gate identity will be used repeat-
edly to simplify generic extended circuits, as discussed in sec-
tion IV. Note that the J gate angles in a) and b) differ by a
minus sign.
FIG. 4: Circuit identities that aid in the process of removing
ancillas in an extended circuit corresponding to a 1WQC pro-
cedure. These circuit identities are proven in the Appendix.
circuit is just an interpretation in circuit format of the
1WQC operations, with no attempt at optimization or
adaptation.
IV. SIMPLIFYING EXTENDED CIRCUITS
In this section we propose a set of circuit identities and
use them to simplify extended circuits, obtaining equiva-
lent circuits with a smaller number of ancilla qubits. For
graphs satisfying the flow condition this translation into
compact circuits is equivalent to the star pattern trans-
lation proposed in [18], as we will see in section IV A.
We extend the method so that it works also for (at least
some) protocols on more general graph states satisfying
the gflow condition, a known limitation of the star pat-
tern translation.
Our goal is to manipulate the extended circuit until we
can repeatedly use the J-gate identity of Fig. 3, which
removes one ancilla wire. Each application of the J-gate
identity requires a few preparatory circuit manipulations.
To see why, recall that corrections associated with a given
measurement Mi appear in the extended circuit as CX
and CZ gates controlled by the state after the J gate on
qubit i, as in Fig. 2. While in the circuit of Fig. 3-a there
is just a single CX correction, in more general extended
circuits there may be other unwanted CX and CZ gates
that will need to be removed if we are to use the J gate
identity to simplify the circuit.
In Fig. 4 we introduce three circuit identities that aid
us in this task. The identities in Figs. 4-b and 4-c can
be derived from the one in Fig. 4-a, as we describe in the
Appendix. We will use the identities by substituting the
subcircuit on the right for the one on the left in extended
circuits, a process that does not increase the number of
gates in the circuit. The identity in Fig. 4-c has been
recently used in [19] for the purpose of modifying tele-
portation and dense coding protocols.
The CZ and CX gates we would like to remove from
the extended circuit using the three identities of Fig. 4
are part of the correction structure of the original 1WQC.
Since the correction structure differs for graphs with flow
and gflow, we will discuss each case separately.
A. Circuits from graphs with flow
Graphs with flow have a much simpler correction struc-
ture when compared with those with gflow. Since the flow
conditions require the use of just one stabilizer operator
to correct each measurement, the correction structure for
a given measured wire i in the extended circuit will have
just one CXij gate, together with a set of CZik gates (for
a set of controlled wires k). These CZik gates prevent
the use of the J-gate identity of Fig. 3 but, as we will
see, removing them is feasible. First we show how our
method is able to rearrange the circuit gates, allowing
subsequent applications of the J-gate identity. Then we
show that the flow conditions ensure that our method
works for any extended circuit originated from a graph
with flow.
Let us start by recalling how the dependent correc-
tions in an extended circuit are associated with the
graph state’s entanglement structure. As we discussed
in section II, to correct for the probabilistic character
of the measurement on qubit i we identify operators
Ksij = X
si
j
∏
k∼j Z
si
k , where k are the neighboring ver-
tices of a given vertex j in the entanglement graph. The
existence of all necessary stabilizers to attain determin-
ism is guaranteed if either the flow or gflow conditions
are met. In graphs with flow, there is a single operator
Ksij needed to correct for the measurement on i, and the
vertex j associated with it is always adjacent to i. As in
all graph states, the state’s stabilizers reflect the initial
entanglement resource.
As depicted in Fig. 2, the correction operator Ksij is
translated in the extended circuit as a single CXij gate
together with a collection of CZik gates, one for each k 6=
5FIG. 5: Removing undesired CZ gates. In Fig. 5-a we show
the undesired CZik in time slice Ci with the corresponding,
initial entangling-round CZjk in time slice E1. In Fig. 5-b the
CZjk gate was moved from E1 to Ci where the circuit identity
in Fig. 4-a can be applied, resulting in the circuit depicted in
Fig. 5-c.
i adjacent to j in the graph. There is also a Zsii operator
in Ksij , but this operator does not translate as a gate in
the extended circuit; instead, it cancels the anachronical
Zsii operator associated with the deterministic projection
(Eq. 1), as described previously. As the stabilizer reflects
the initial graph entanglement, for each k 6= i that is
adjacent to j in the graph there must be a CZjk gate at
the beginning of the extended circuit, corresponding to
one of the initial entangling CZ gates.
This means that for each CZik gate we would like to re-
move, the extended circuit is guaranteed to have a previ-
ous CZjk (from the initial entangling round of CZ gates)
and also a CXij (that commutes with the CZik gate).
These three gates can be conveniently transformed using
the circuit identity in Fig. 4-a, which commutes gates
CXij and CZjk, while eliminating the troublesome CZik
gate. This procedure, of bringing the corresponding CZ
from the beginning of the extended circuit to alongside
the CZ we need to remove, followed by the application
of the circuit identity in Fig. 4-a, is depicted in Fig. 5.
Now we would like to show that this removal of un-
wanted CZ gates can be done in extended circuits cor-
responding to generic graphs with flow. To see this, let
us briefly review the definition of flow: Consider a graph
G for which we define a set I of input vertices and a set
O of output vertices. We define a function f : Oc → Ic
(from measured to prepared qubits) and a partial order
, where j  i means that qubit j must be measured
after qubit i. We say graph G has flow if for each vertex
i ∈ Oc, we can define f such that:
(F1) i, f(i) ∈ G;
(F2) f(i)  i;
(F3) For each k neighbor of f(i) in G, with k 6= i, we
have k  i.
When the entanglement graph has flow, f is called the
flow function and identifies the stabilizer Ksif(i) that cor-
rects each measurement i, and which will be translated
in the extended circuit as CX and CZ gates controlled
by qubit i.
Flow’s partial order  defines the dependency struc-
ture of the measurement pattern, that is, it says which
qubits can be measured in a given step of the computa-
tion. Using this time ordering of gates, we can divide
extended circuits into time slices which will reflect the
time ordering as well as the type of gate. Let us label
these time slices as Ei, Ji, Ci, which respectively include
the ith round of entangling, J gates and correcting gates,
as illustrated in Fig. 6. For example, if the 1WQC has 3
computational steps (induced by the partial order), the
corresponding extended circuit would have the following
time slices: E1J1C1E2J2C2E3J3C3.
By construction, extended circuits are such that all
CZs corresponding to the entanglement structure (edges
in the graph) are in slice E1, with slices E2, ..., En all
empty. A given slice Ji contains the J gates associ-
ated to measurements performed in the ith computa-
tional step of the 1WQC, and slice Ci contains the cor-
recting gates (CZs and CXs) associated to those mea-
surements. Moreover, flow’s condition (F2) implies that,
for any wire w such that there is a CX target acting upon
it in slice Ci, the gate Jw has to be in slice Ji+1 or later in
order to respect the partial order . Equivalently, flow’s
condition (F3) implies the same for CZ in a given slice
Ci. In Fig. 5-a, for instance, this means that the gates Jj
and Jk would be placed in slice Ji+1 or later, since there
are correcting gates acting upon wires j and k in slice Ci.
6FIG. 6: Generic structure of extended circuits obtained from
graphs with flow or gflow. See main text for information about
the division into time slices.
Now, using the following prescription all unwanted
CZs can be removed. In what follows, let Wi be the
set of wires acted upon by the J gates in slice Ji. First,
move every CZ in E1 not acting on a wire in W1 to slice
E2, commuting with the gates in C1. This commutation
is either trivial (no gates to be commuted) or can be done
using the identity in Fig. 4-a, as done in Fig. 5. With
this, all unwanted CZ gates in C1 are removed. Now,
since all CZ gates from the entanglement structure are
in E2 (except for those acing on wires in W1), the same
procedure can be repeated to remove the CZ gates in C2,
and so on until we are done. Note that, in each step, all
CZs needed to remove the undesired CZs of a given slice
Ci are placed in slice Ei, which allows the application of
the circuit identity in Fig. 4-a. Repeating this procedure
for all slices, all unwanted CZ gates can be removed.
In graphs with the same number of input and out-
put qubits (i.e., |I| = |O|), our method is equivalent
to the so-called star pattern translation [11], which is
a graphical-based approach for translating graphs with
flow. To see this, first remember that an extended cir-
cuit has |V | wires, where |V | is the number of vertices in
the associated graph. We have shown that for any flow
protocol our method removes |Oc| wires (|Oc| = number
of measured qubits) from the extended circuit, resulting
in a simplified circuit with |V |− |Oc| (= |I| = |O|) wires.
We refer the reader to [11] to see that the same is true
for the star pattern translation method.
Both procedures result in compact circuit translations
having as many wires as the cardinality of the set of in-
put/output qubits. One of the advantages of our proce-
dure is that it can be extended to some graphs that do
not have flow but which satisfy the gflow determinism
conditions of [12], as we discuss in the next section.
B. Circuits from graphs with gflow
1WQC associated with gflow graphs may require more
than one stabilizer operator to correct for each measure-
ment. This results in more than one X correction per
measurement (as depicted in Fig. 2), but in order to
use our method we must identify which CX gate corre-
sponds to the one used in the J-gate identity of Fig. 3,
and which CX gates must be removed - it is not obvi-
ous how to do this. The identification of this ‘special’
CX gate is also necessary to implement the procedure of
removing CZ gates (as done in Fig. 5), since the pro-
cedure reallocates CZ gates to different wires depending
on which CX gate we pick to use the identity on. In
what follows we will assume this ‘special’ CX gate has
been identified and will concern ourselves with shifting
the controls of the remaining CX gates, as necessary for
the use of the J-gate identity.
To remove these unwanted CX gates we will need all
three circuit identities in Fig. 4. First, note that Fig.
4-c has a very similar structure to that of Fig. 4-a, but
with CXs instead of CZs, which indicates it may be
helpful in removing CXs in a process similar to the one
we described above for CZs. However, in order to use this
circuit identity, another CX gate is required, and it is not
available in the initial entangling round, which consists
of CZ gates only. We can make useful CX gates appear
using the circuit identity in Fig. 4-b, which transforms
a pair of CZ gates from the initial entangling stage into
one CZ and one CX gate.
The removal of CX gates will follow basically three
steps: (1) transformation of a pair of CZs using the cir-
cuit identity in Fig. 4-b, which creates a new CX gate;
(2) moving the CX originated in step (1) forward in the
circuit using circuit identity 4-a when necessary, and (3)
applying the circuit transformation in Fig. 4-c, where the
left-most CX is the one generated in step (1), the CX
in the middle is the one associated to the J-gate identity
and the right-most is the undesired CX, to be removed
by this circuit transformation.
For the elimination of all unwanted CX and CZ gates,
we need to identify the ‘special’ CX gate associated with
each measured wire i; we also need to guarantee that
all required initial-round CZ gates are available in the
extended circuit. It would be interesting to prove this is
possible in general for all 1WQC graphs with gflow; we
have managed to successfully apply this procedure in all
small 1WQC instances we examined.
To clarify the application of this translation method
and to see how more compact circuits are obtained, we
now analyze a couple of examples. Note that both exam-
ples are of graphs with gflow, for which the star pattern
translation method of [11] fails. The dashed lines in Fig.
7 (first example) and Fig. 9 (second example) identify
the set of gates that will be transformed in each step
using one of the three circuit identities of Fig. 4.
1. First example
Let us analyze the 1WQC associated with the graph
with gflow in Fig. 1-b. Since the qubit preparation
7and entanglement structure is already defined by the
graph, we must describe the measurements and correc-
tions. Qubits 1 and 3 are measured onto bases {|±θi〉 ≡
1/
√
2(|0〉 ± eiθi |1〉)} with respective arbitrary angles θ1
and θ3. These measurements have correcting sets given
by g(1) = {K2} and g(3) = {K4,K5}, with stabilizers
K2 = X2Z1Z3, K4 = X4Z3Z1 and K5 = X5Z1. This
information completely characterizes the 1WQC, whose
associated extended circuit is shown in Fig. 7-a.
The simplification procedure for this extended circuit
goes as follows. In Fig. 7-a we apply the identity from
Fig. 4-b, resulting in the circuit in Fig. 7-b; for this
circuit we need two identities: the one in Fig. 4-a for the
dashed box on the left and the identity in Fig. 4-c for the
box on the right. After the application of these rewrite
rules, we end up with the circuit shown in Fig. 7-c. We
can then use the J-gate identity of Fig. 3 to obtain the
final compact circuit in Fig. 7-d.
2. Second example
In this example we will use our method to translate
a more complex 1WQC example. Consider the graph
in Fig. 8, where vertices 1, 3 and 5 represent mea-
sured qubits, with respective correcting sets g(1) = {K2},
g(3) = {K2,K4,K6} and g(5) = {K2,K6}.
In Fig. 9-a the extended circuit associated with the
graph in Fig. 8 is shown, where the dashed line encloses
the pair of CZs that must be rewritten using the identity
of Fig. 4-b. In Fig. 9-b, the dashed box on the right
identifies the left-hand side of the circuit identity of Fig.
4-a, which is the rule applied in this case. Also in Fig.
9-b, we use the circuit identity in Fig. 4-b in the pair
of CZs enclosed by the box on the left. In Fig. 9-c, we
again use the circuit identity in Fig. 4-a to rewrite the
gates in the left dashed box and use the rule in Fig. 4-
c to rewrite the sequence of CX gates inside the right
dashed box. The same circuit identity in Fig. 4-c is the
one used to reallocate the last two undesired CX gates
shown in Fig. 9-d.
After the application of these rewrite rules, we end up
with the circuit shown in Fig. 9-e, where we have already
used the J-gate identity of Fig. 3. Note that this final
circuit has only three wires, which is the number of input
vertices in the graph of Fig. 8.
V. OPEN PROBLEMS
In this section we point out some open problems re-
garding the generality of our translation method as well
as some possible applications for it.
First let us address the method’s generality issue.
Since we have considered graphs with gflow with mea-
surements only in the xy plane of the Bloch sphere, the
extended circuit properties discussed in section III are
particular to this scenario. The circuit identities that we
FIG. 7: Simplifying an extended circuit originated from the
entanglement graph with gflow of Fig. 1-b. For a step-by-step
explanation, see section IV B-1.
proposed in this paper may be useful only for this case.
One way of extending our approach would be to find a
set of circuit identities that deals with the translation of
1WQC which involve measurements on the three planes:
xy, xz and yz.
As we pointed out in section IV B, the removal of un-
desired CX gates (with the goal of applying the J-gate
identity) relies on the existence of certain CZ gates in the
initial entangling round, as well as the identification of
the ‘special’ CX gate. Although these could be identified
8FIG. 8: A graph with gflow, whose extended circuit we sim-
plify step by step in section IV B-2. Qubits 1, 3, 5 are the
computation’s inputs, and qubits 2, 4, 6 the outputs.
in the examples we analyzed, a general translation pro-
tocol would require a deeper understanding of how the
initial entanglement structure relates to the dependent
corrections in graphs with gflow.
In [18], the authors studied the parallelization of quan-
tum circuits using back-and-forth translation between
1WQC and circuit models. However, as the translation
method used in that paper (the star pattern translation)
works correctly only for graphs with flow, a full analy-
sis including graphs with gflow was not provided. Our
translation method can be used to extend the translation
for a subset of graphs with gflow.
Interestingly, our method can also be interpreted as a
way to generate graphs with flow from graphs with gflow.
Using the Star Pattern Translation we can transform the
circuit originated from our translation method back to
1WQC model (as done in [18]), resulting in a graph with
flow instead of gflow.
It is also interesting to look at the complexity of the
simplified circuits. The rewrite rules shown in this pa-
per simplify the correction structure of a given 1WQC,
never increasing the number of gates used. It would be
interesting to investigate further computational complex-
ity tradeoffs that arise in the translation process, and our
approach may help in clarifying this problem. The use
of compactification procedures for quantum circuit opti-
mization using 1WQC techniques will be analyzed in a
future publication [20].
VI. CONCLUSION
In this paper we have proposed a new way of trans-
lating 1WQC into quantum circuits. We start with ex-
tended circuits, which are straightforward translations of
the steps in a 1WQC. These circuits necessarily involve
a large number of ancillary qubits.
To the extended circuit we then apply a set of four
circuit identities that explore the relationship between
the entanglement and correction structures in 1WQC,
allowing a reorganization of the gates in the extended
FIG. 9: Simplifying the extended circuit originated from the
graph in Fig. 8. For a step-by-step explanation, see Sect.
IV B-2.
circuit. This results in the removal of unnecessary wires,
without increasing the number of gates in the circuit.
We have shown our method works for all graphs with
flow, and also for at least some examples of graphs with
gflow. We hope our work may lead the way to a new,
complete and efficient translation protocol between these
two very different quantum computation models.
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Appendix
In this Appendix we show how the circuit identities in
Figure 4-b and 4-c can be derived from 4-a, which can
be easily verified by simple multiplication of the corre-
sponding matrices for CX and CZ. Note that the circuit
identity in Fig. 4-a can be written as:
CZikCXijCZjk = CZjkCXij (A.1)
with i, j and k labeling arbitrary qubits (or vertices in a
graph). Note that in this representation one must read
the gates from the right-hand side to the left-hand side,
while in the circuit model it is the other way around. If
qubit j is in state |+〉, and since CXij |+〉j = |+〉j , we
have:
CZikCXijCZjk|+〉j = CZjkCXij |+〉j = CZjk|+〉j
(A.2)
multiplying on the left by CZik, omitting the |+〉j and
swapping the sides (to match Figure 4-b), we have:
CZikCZjk = CXijCZjk (A.3)
which is exactly the circuit identity of of Fig. 4-b. From
Eq. (A.1), considering Hk = 1i ⊗ 1j ⊗Hk and Hk being
the Hadamard gate, we also have:
Hk[CZik (HkCXijHk)CZjk]Hk = Hk[CZjk]HkCXij
(A.4)
Since HkCZikHk = CXik, we get:
CXikCXijCXjk = CXjkCXij (A.5)
which is the circuit identity in Fig. 4-c.
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